Total properties:
141
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09644359
|
Filing Dt:
|
08/23/2000
|
|
Title:
|
PHYSICAL MEMORY LAYOUT WITH VARIOUS SIZED MEMORY SECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09712382
|
Filing Dt:
|
11/13/2000
|
|
Title:
|
Acceleration voltage implementation for a high density flash memory device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09822995
|
Filing Dt:
|
03/30/2001
|
|
Title:
|
I/O partitioning system and methodology to reduce band-to-band tunneling current during erase
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
10050483
|
Filing Dt:
|
01/16/2002
|
|
Title:
|
CHARGE INJECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
10052484
|
Filing Dt:
|
01/18/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
METHOD AND DEVICE FOR READING DUAL BIT MEMORY CELLS USING MULTIPLE REFERENCE CELLS WITH TWO SIDE READ
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
10097924
|
Filing Dt:
|
03/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY AND ITS USAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10259761
|
Filing Dt:
|
09/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
|
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY AND METHOD FOR CONTROLLING PROGRAMMING VOLTAGE OF NONVOLATILE SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10454630
|
Filing Dt:
|
06/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
|
Title:
|
NONVOLATILE SEMICONDUCTOR STORAGE DEVICE AND DATA ERASING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10635974
|
Filing Dt:
|
08/07/2003
|
|
Title:
|
MEMORY CIRCUIT FOR PROVIDING WORD LINE REDUNDANCY IN A MEMORY SECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10715366
|
Filing Dt:
|
11/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
|
Title:
|
MEMORY CONTROL CIRCUIT, MEMORY DEVICE, AND MICROCOMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10738301
|
Filing Dt:
|
12/16/2003
|
|
Title:
|
METHOD AND DEVICE FOR PROGRAMMING CELLS IN A MEMORY ARRAY IN A NARROW DISTRIBUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10958044
|
Filing Dt:
|
10/04/2004
|
|
Title:
|
MEMORY DEVICE WITH A SELF-ASSEMBLED POLYMER FILM AND METHOD OF MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11063138
|
Filing Dt:
|
02/22/2005
|
|
Title:
|
MEMORY CELL AND METHOD OF MAKING THE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
11259874
|
Filing Dt:
|
10/26/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
|
Title:
|
NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
11290001
|
Filing Dt:
|
11/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF CONTROLLING SAID SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
11497597
|
Filing Dt:
|
08/02/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
|
Title:
|
RAMP GATE ERASE FOR DUAL BIT FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11607090
|
Filing Dt:
|
12/01/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
|
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY HAVING VOLTAGE ADJUSTING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
11613620
|
Filing Dt:
|
12/20/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
|
Title:
|
NEAR FIELD COMMUNICATION, SECURITY AND NON-VOLATILE MEMORY INTEGRATED SUB-SYSTEM FOR EMBEDDED PORTABLE APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
11613627
|
Filing Dt:
|
12/20/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
|
Title:
|
SECURE DATA VERIFICATION VIA BIOMETRIC INPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
11613691
|
Filing Dt:
|
12/20/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
|
Title:
|
MULTIPLE STAKEHOLDER SECURE MEMORY PARTITIONING AND ACCESS CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11625158
|
Filing Dt:
|
01/19/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
|
Title:
|
BYTE MASK COMMAND FOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
11639667
|
Filing Dt:
|
12/15/2006
|
|
Title:
|
SELF-ALIGNED STI WITH SINGLE POLY FOR MANUFACTURING A FLASH MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11687487
|
Filing Dt:
|
03/16/2007
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
|
Title:
|
STATE CHANGE SENSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11841468
|
Filing Dt:
|
08/20/2007
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
|
Title:
|
CMOS LOGIC COMPATIBLE NON-VOLATILE MEMORY CELL STRUCTURE, OPERATION, AND ARRAY CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
11852644
|
Filing Dt:
|
09/10/2007
|
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
|
Title:
|
CRYPTOGRAPHIC SYSTEM WITH MODULAR RANDOMIZATION OF EXPONENTIATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11870102
|
Filing Dt:
|
10/10/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
|
Title:
|
RANDOMIZED RSA-BASED CRYPTOGRAPHIC EXPONENTIATION RESISTANT TO SIDE CHANNEL AND FAULT ATTACKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11928434
|
Filing Dt:
|
10/30/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
|
Title:
|
ERROR CORRECTION CODING IN FLASH MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11957226
|
Filing Dt:
|
12/14/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
INTELLIGENT MEMORY DATA MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
11963078
|
Filing Dt:
|
12/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR OPTIMIZED ERROR CORRECTION IN FLASH MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11987003
|
Filing Dt:
|
11/26/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
|
Title:
|
PLL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12048474
|
Filing Dt:
|
03/14/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
|
Title:
|
USING LPDDR1 BUS AS TRANSPORT LAYER TO COMMUNICATE TO FLASH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12059816
|
Filing Dt:
|
03/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
FLASH MEMORY AND OPERATING SYSTEM KERNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12137443
|
Filing Dt:
|
06/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
|
Title:
|
SHADOW WRITE AND TRANSFER SCHEMES FOR MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12392674
|
Filing Dt:
|
02/25/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
|
Title:
|
POWER-ON DETECTION CIRCUIT AND MICROCONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12410086
|
Filing Dt:
|
03/24/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
TRANSMITTING/RECEIVING SYSTEM, NODE AND COMMUNICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12646279
|
Filing Dt:
|
12/23/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
|
Title:
|
READ PREAMBLE FOR DATA CAPTURE OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12646291
|
Filing Dt:
|
12/23/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
|
Title:
|
VARIABLE READ LATENCY ON A SERIAL MEMORY BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12697879
|
Filing Dt:
|
02/01/2010
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
|
Title:
|
CHARGING CIRCUIT, CHARGING APPARATUS, ELECTRONIC EQUIPMENT AND CHARGING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12729905
|
Filing Dt:
|
03/23/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
|
Title:
|
VARIABLE READ LATENCY ON A SERIAL MEMORY BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12917219
|
Filing Dt:
|
11/01/2010
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
|
Title:
|
PLL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13070186
|
Filing Dt:
|
03/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
|
Title:
|
DATA WRITING METHOD AND SYSTEM
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13073691
|
Filing Dt:
|
03/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
|
Title:
|
RECONFIGURABLE CIRCUIT WITH INPUT DATA LATENCY MANAGEMENT USING VALID SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13305684
|
Filing Dt:
|
11/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
|
Title:
|
ELECTRONIC DEVICE, CONTROL CIRCUIT, AND METHOD FOR CONTROLLING LIGHT EMITTING ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13558835
|
Filing Dt:
|
07/26/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
|
Title:
|
PLL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13668935
|
Filing Dt:
|
11/05/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
|
Title:
|
VARIABLE READ LATENCY ON A SERIAL MEMORY BUS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13682826
|
Filing Dt:
|
11/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
|
Title:
|
Inter-Layer Insulator for Electronic Devices and Apparatus for Forming Same
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13901167
|
Filing Dt:
|
05/23/2013
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
Differential File System for Computer Memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14149484
|
Filing Dt:
|
01/07/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
|
Title:
|
DATA WRITING METHOD AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
14228384
|
Filing Dt:
|
03/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
|
Title:
|
VARIABLE READ LATENCY ON A SERIAL MEMORY BUS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14445364
|
Filing Dt:
|
07/29/2014
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
|
Title:
|
TECHNIQUES FOR GENERATING MICROCONTROLLER CONFIGURATION INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
14606661
|
Filing Dt:
|
01/27/2015
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
|
Title:
|
INTEGRATED CIRCUIT INCLUDING PARAMETRIC ANALOG ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14606767
|
Filing Dt:
|
01/27/2015
|
|
Title:
|
REDUCING SLEEP CURRENT IN A CAPACITANCE SENSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2018
|
Application #:
|
14609274
|
Filing Dt:
|
01/29/2015
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR DATA TRANSMISSION VIA CAPACITANCE SENSING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14632191
|
Filing Dt:
|
02/26/2015
|
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
|
Title:
|
Capacitive Sensing Button On Chip
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14635361
|
Filing Dt:
|
03/02/2015
|
|
Title:
|
WATCHDOG TIMER WITH MODE DEPENDENT TIME OUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2017
|
Application #:
|
14645798
|
Filing Dt:
|
03/12/2015
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2015
| | | | |
|
Title:
|
RFID Interface and Interrupt
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2017
|
Application #:
|
14659924
|
Filing Dt:
|
03/17/2015
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
|
Title:
|
DEVICE AND METHOD FOR RESISTING NON-INVASIVE ATTACKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14667434
|
Filing Dt:
|
03/24/2015
|
|
Title:
|
LOW POWER CAPACITIVE SENSOR BUTTON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14668670
|
Filing Dt:
|
03/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
|
Title:
|
SYSTEMS, METHODS, AND DEVICES FOR BOOTSTRAPPED POWER CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14668984
|
Filing Dt:
|
03/26/2015
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
|
Title:
|
INTEGRATED CIRCUIT DEVICE WITH PROGRAMMABLE ANALOG SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14670295
|
Filing Dt:
|
03/26/2015
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
|
Title:
|
INTEGRATED CIRCUIT DEVICE WITH PROGRAMMABLE ANALOG SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
14670345
|
Filing Dt:
|
03/26/2015
|
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
|
Title:
|
PROVIDING A BASELINE CAPACITANCE FOR A CAPACITANCE SENSING CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14671129
|
Filing Dt:
|
03/27/2015
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2016
| | | | |
|
Title:
|
Methods and Sensors for MultiPhase Scanning in the Fingerprint and Touch Applications
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14672036
|
Filing Dt:
|
03/27/2015
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
|
Title:
|
Capacitive Fingerprint Sensor with Quadrature Demodulator and Multiphase Scanning
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
14675128
|
Filing Dt:
|
03/31/2015
|
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
|
Title:
|
METHODS AND PHYSICAL COMPUTER-READABLE STORAGE MEDIA FOR INITIATING RE-ENUMERATION OF USB 3.0 COMPATIBLE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14690106
|
Filing Dt:
|
04/17/2015
|
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
|
Title:
|
PROGRAMMABLE INPUT/OUTPUT CIRCUIT
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14714118
|
Filing Dt:
|
05/15/2015
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2016
| | | | |
|
Title:
|
SYSTEMS, METHODS, AND DEVICES FOR TOUCH EVENT AND HOVER EVENT DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
14716719
|
Filing Dt:
|
05/19/2015
|
|
Title:
|
METHOD AND APPARATUS FOR STAGGERED START-UP OF A PREDEFINED, RANDOM, OR DYNAMIC NUMBER OF FLASH MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
14736488
|
Filing Dt:
|
06/11/2015
|
|
Title:
|
INTEGRATED CIRCUIT DEVICE WITH RECONFIGURABLE DIGITAL FILTER CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14736811
|
Filing Dt:
|
06/11/2015
|
|
Title:
|
FULL-WAVE SYNCHRONOUS RECTIFICATION FOR SELF-CAPACITANCE SENSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14738492
|
Filing Dt:
|
06/12/2015
|
|
Title:
|
METHODS OF FABRICATING AN F-RAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14740170
|
Filing Dt:
|
06/15/2015
|
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
|
Title:
|
Single Layer Sensor Pattern
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14742201
|
Filing Dt:
|
06/17/2015
|
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
|
Title:
|
USE DISPOSABLE GATE CAP TO FORM TRANSISTORS, AND SPLIT GATE CHARGE TRAPPING MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14750555
|
Filing Dt:
|
06/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
|
Title:
|
Multi-Standard Compliant USB Battery Charging Scheme with Detection of Host Disconnection in ACA-DOCK Mode
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2018
|
Application #:
|
14751559
|
Filing Dt:
|
06/26/2015
|
|
Title:
|
SECURITY SYSTEM WITH A WIRELESS SECURITY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14752052
|
Filing Dt:
|
06/26/2015
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
|
Title:
|
CONFIGURABLE CAPACITOR ARRAYS AND SWITCHED CAPACITOR CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
14752687
|
Filing Dt:
|
06/26/2015
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
|
Title:
|
GENERATING A BASELINE COMPENSATION SIGNAL BASED ON A CAPACITIVE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14822085
|
Filing Dt:
|
08/10/2015
|
|
Title:
|
POWER MANAGEMENT SYSTEM FOR HIGH TRAFFIC INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14830624
|
Filing Dt:
|
08/19/2015
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
MUTUAL CAPACITANCE SENSING ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
14832529
|
Filing Dt:
|
08/21/2015
|
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
|
Title:
|
CAPACITANCE TO CODE CONVERTER WITH SIGMA-DELTA MODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
14855158
|
Filing Dt:
|
09/15/2015
|
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
|
Title:
|
DYNAMICALLY SWITCHING COMMUNICATION MODES IN MULTI-STANDARD WIRELESS COMMUNICATION DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
14858217
|
Filing Dt:
|
09/18/2015
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
|
Title:
|
OPTICAL NAVIGATION SYSTEMS AND METHODS FOR BACKGROUND LIGHT DETECTION AND AVOIDING FALSE DETECTION AND AUTO-MOVEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
14860035
|
Filing Dt:
|
09/21/2015
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2016
| | | | |
|
Title:
|
DATA WRITING METHOD AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2018
|
Application #:
|
14860515
|
Filing Dt:
|
09/21/2015
|
|
Title:
|
Combined Analog Architecture and Functionality in a Mixed-Signal Array
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14864594
|
Filing Dt:
|
09/24/2015
|
|
Publication #:
|
|
Pub Dt:
|
12/15/2016
| | | | |
|
Title:
|
Non-Volatile Static RAM and Method of Operation Thereof
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2018
|
Application #:
|
14865163
|
Filing Dt:
|
09/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
|
Title:
|
Tool and Method for Refining A Circuit Including Parametric Analog Elements
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2018
|
Application #:
|
14865288
|
Filing Dt:
|
09/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
|
Title:
|
LOW POWER CAPACITIVE SENSOR BUTTON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14865676
|
Filing Dt:
|
09/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2016
| | | | |
|
Title:
|
ASYNCHRONOUS TRANSCEIVER FOR ON-VEHICLE ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2018
|
Application #:
|
14865722
|
Filing Dt:
|
09/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
|
Title:
|
PHASE CONTROLLER APPARATUS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
14865824
|
Filing Dt:
|
09/25/2015
|
|
Title:
|
AUTONOMOUS CONTROL IN A PROGRAMMABLE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
14865999
|
Filing Dt:
|
09/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
|
Title:
|
PROGRAMMABLE SWITCHED CAPACITOR BLOCK
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14866168
|
Filing Dt:
|
09/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
12/15/2016
| | | | |
|
Title:
|
Fingerprint Sensing Access for Security and Personalization in Apps and Devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14866172
|
Filing Dt:
|
09/25/2015
|
|
Title:
|
Low Thermal Design for DC-DC Converter
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14866193
|
Filing Dt:
|
09/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2016
| | | | |
|
Title:
|
Switching Circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14866225
|
Filing Dt:
|
09/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
|
Title:
|
SYSTEMS, METHODS, AND DEVICES FOR ENERGY AND POWER METERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14866260
|
Filing Dt:
|
09/25/2015
|
|
Title:
|
ACCESS METHODS AND CIRCUITS FOR MEMORY DEVICES HAVING MULTIPLE CHANNELS AND MULTIPLE BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14866276
|
Filing Dt:
|
09/25/2015
|
|
Title:
|
LOW-POWER IMPLEMENTATION OF TYPE-C CONNECTOR SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14866439
|
Filing Dt:
|
09/25/2015
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2016
| | | | |
|
Title:
|
MICROCONTROLLER PROGRAMMABLE SYSTEM ON A CHIP WITH PROGRAMMABLE INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
14868296
|
Filing Dt:
|
09/28/2015
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
|
Title:
|
COMPUTER SYSTEM INCLUDING RECONFIGURABLE ARITHMETIC DEVICE WITH NETWORK OF PROCESSOR ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14886663
|
Filing Dt:
|
10/19/2015
|
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
|
Title:
|
10-TRANSISTOR NON-VOLATILE STATIC RANDOM-ACCESS MEMORY USING A SINGLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF OPERATION THEREOF
|
|
