Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 059788/0964 | |
| Pages: | 4 |
| | Recorded: | 04/25/2022 | | |
Attorney Dkt #: | 055669-0149, -0144, -0148 |
Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
3
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2023
|
Application #:
|
17109853
|
Filing Dt:
|
12/02/2020
|
Publication #:
|
|
Pub Dt:
|
03/25/2021
| | | | |
Title:
|
DATA LATCH CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2022
|
Application #:
|
17195994
|
Filing Dt:
|
03/09/2021
|
Publication #:
|
|
Pub Dt:
|
08/26/2021
| | | | |
Title:
|
RESISTIVE RANDOM ACCESS MEMORY DEVICE WITH THREE-DIMENSIONAL CROSS-POINT STRUCTURE AND METHOD OF OPERATING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17201252
|
Filing Dt:
|
03/15/2021
|
Publication #:
|
|
Pub Dt:
|
07/01/2021
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
Assignee
|
|
|
PALACE BUILDING 5TH FLOOR, 1-1, MARUNOUCHI 1-CHOME |
CHIYODA-KU, TOKYO, JAPAN, JAPAN |
|
Correspondence name and address
|
|
FOLEY & LARDNER LLP
|
|
3000 K STREET, N.W.
|
|
SUITE 600
|
|
WASHINGTON, DC 20007
|
Search Results as of:
05/09/2024 08:00 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|