Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 060684/0194 | |
| Pages: | 3 |
| | Recorded: | 07/18/2022 | | |
| Attorney Dkt #: | 065093.011US1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2023
|
Application #:
|
16845556
|
Filing Dt:
|
04/10/2020
|
|
Publication #:
|
|
Pub Dt:
|
10/15/2020
| | | | |
|
Title:
|
Method and Apparatus for an Ultra Low Power VLSI Implementation of the 128-Bit AES Algorithm Using a Novel Approach to the Shiftrow Transformation
|
|
|
Assignee
|
|
|
|
|
| 210 WEST 7TH STREET |
| AUSTIN, TEXAS 78701 |
|
|
Correspondence name and address
|
| |
SMITH, GAMBRELL & RUSSELL, LLP
|
| |
1105 W. PEACHTREE STREET, NE
|
| |
SUITE 1000
|
| |
ATLANTA, 30309 UNITED STATES
|
Search Results as of:
05/22/2024 07:24 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
